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I. INTRODUCTION
Although the Phase Locked Loop (PLL) and the Frequency Locked Loop (FLL) are closely related systems, the difference between PLL and FLL is not precisely defined in the literature. It is common to find in the literature that PLL is the system that, when in the stable state, reduces both the phase and the frequency difference between the input and output signals to zero. However, the phase difference in PLL applications is not to be obviously zero. It may also be π/2, 2π/3, π, 2π or any. Because of that it would be useful to define more precisely the phase difference for the stable PLL, identifying the common property for all of them. In other words, the phase difference can be any value, but it has not to depend on the initial conditions of the input and output signals. Therefore, the stable PLL deals with the phase difference, which is not random. It can be also controlled. On the other hand, the stable FLL reduces only the frequency difference between the input and output signals to zero. The stable FLL generates random phase difference depending on the initial conditions. The output frequency of both PLL and FLL can also be, for the stable system, in certain pre-defined relation to the input frequency.
It would be now useful to identify the different classes of both PLL and FLL separately. But this is not the aim of this article. The previous observations enable the better understanding of the approach of PLL described in this article and the existing approaches of PLL and FLL.
Generally, the error as the difference between the input and output signals of FLL and PLL can be generated by the measurement of the phase, the frequency, the amplitude, and the time. The most frequently used PLL belong to the first group. Those PLL based on the measurement of the amplitude and time, are very rare in the literature. On the other hand, the measurement of the time is the easiest and the most precise today. Obviously, the corresponding algorithms for the measurement and processing of time, using electronic circuits, have not been still investigated. These algorithms are to be simple for realizations and widely applicable. Once investigated, this type of PLL and FLL would appear in future as more powerful and more applicable than the others.
In this paper, one new approach to PLL of the second order is described. It is based on the measurement and the recursive processing of the time difference between the input and output signals. The approach of FLL of the first order, described in paper [1] , is also based on the recursive processing of the time difference between the input and output signals. References [2] - [4] are based on the measurement of frequency difference between the input and output signals. Nevertheless, they are closely related to PLL described in this article because of the similarity of some hardware parts used in their realizations. The articles [5] - [12] in the field of PLL and FLL represent the wider base of literature. The books [13] - [15] are used for electronics implementation and as mathematical and theoretical base in the development and analyses.
II. MATH DESCRIPTION OF PLL
General case of the time relation between an input signal Sin and an output signal Sop of PLL is shown in Fig.1 in this math description. The periods TIk and TOk as well as k occur at discrete times t0, t1,… tk, tk+1, which are defined by the falling edges of the pulses of Sop, Fig. 1 . The natural relation between the variables (1), yields from Fig. 1 . The main recursive equation describing PLL is given by (2) , where "a" and "b" are the system parameter of PLL. The physical meaning of "a" and "b" will be cleared in the part, which describes the realization of PLL: According to (1) and (2), PLL has two output variables, which describe the behaviour of PLL in the function of TI(k). The output variables are
To analyse the conditions under which the described system possesses the properties of PLL, let us find the Z transform of respectively (1) and (2):
where TO0 and 0 are the initial values of TO(k) and (k). Changing (z) from (3) into (4), it can be found out
Changing TO(z) from (5) to (3), it can be calculated
where
III. ANALYSES OF CONDITIONS FOR PLL
To investigate the conditions under which the described system has the properties of PLL, let us suppose that the step input is TI(k) = TI = constant. Changing the Z transform TI(z) = TI*z/(z-1) into (5) and using the final value theorem, it is possible to find the final value of the output period TO = lim TO(k) if k, using TO(z)
Changing now TI(z) = TI*z/(z-1) into (7) and using the final value theorem, it is possible to find the final value of the time difference  = lim (k) if k, using (z)
According to (9) and (10), it follows that the described model possesses the properties of PLL. Equation (9) suggests that for the stable PLL the output frequency is equal to the input frequency. Equation (10) also proves that the time difference for the stable PLL, does not depend on the initial conditions and it can be controlled by the system parameter "b". Note that, in comparison with the conventional PLL, instead of the output frequency and the phase difference between Sin and Sop, the output period TO(k) and the time difference (k) are used in this analyses.
However, the expressions (9) and (10) are valued only if PLL is the stable system. PLL is stable system if the poles |z1| < 1 and |z2| < 1, where z1 and z2 are the zeroes of the polynomial z 2 + z(a + b-1)-a in (5) and (7), i.e. The conditions |z1| < 1 and |z2| < 1 define the region in the plane of parameters "a" and "b", where PLL is the stable system. This region, shown in Fig. 2 , is located between three mathematical straight lines defined by a = -1, b = 0 and a = 1-b/2.
IV. REALIZATION OF PLL
The hardware organization of PLL is shown in Fig. 3 . PLL consists of two Up-down counters, Programmable Period Generator (PPG), generator of control signals and NAND logic circuits. The functioning of PPG is described in ref. [3] .
Let us remember that PPG is based on Up-down counter and that TO of signal Sop is TO = Nd*tc. Nd is the decimal value of binary code Nb and tc is the period of clock, i.e. tc = 1/fc. To explain the scheme in Fig. 3 , let us transform (2) into TOk+1 = (a + b)k+1-ak and change a + b = fa+b/fc and b = fb/fc. Equation (2) will get the suitable form for realization:
It can be seen from (12) that three clock signals Sc, Sa+b and Sa with the frequencies respectively fc, fa+b and fa are to be used in the realization of PLL shown in Fig. 3 . Note that the clock signals Sc, Sa+b and Sa are changed in Fig. 3 by their frequencies intentionally. All of three members of (12) are the ordinary numbers. It follows from (12) that TOk+1 is generated by PPG using clock frequency fc, k+1 is measured by the frequency fa+b and k is measured using frequency fa. All these conclusions are applied in the realization of PLL, shown in Fig. 3 . Fig. 3 . The functional scheme of PLL of the second order.
The generator of the time differences +, -and control signals Pr1, Pr2 and R, according to its function in PLL, changes the role of a comparator in a standard analog PLL. It generates all outputs using Sin and Sop. Slightly different version of generator is described in ref. [1] . Since the time difference  can be positive + and negative -as well, it was necessary to generate them on separate lines and to provide either addition or subtraction, just like in Fig. 3 . The relations between time difference , Pr1, Pr2 and R are shown in Fig. 3 .
The functioning of the generator and PLL is presented in Fig. 4 . The picture is made on the realized eight-bit PLL. The voltage waveforms in Fig. 4 are taken when PLL was in the stable state. For this purpose, it was chosen a = 0 (k is not used), b = 1 (fb = fc). Choosing these parameters, according to (10) ,  = TI. PLL will lock with phase difference 2π, according to (10) . The ratio TI/tc is only about 7. Small ratio between TI and tc is chosen to enable the visible width of + and -. The sign of "" is changing every period. Periods TO(k) tend to reach TI(k), but that is not possible, because the ratio TI/tc is very small. It can also be seen that whenever two pulses of Sop occur during a period TI, it means that the TI > TO, "" is positive and next TO is increased. If two pulses of Sin comes during a period TO, it means that TO > TI, "" is negative and next TO is decreased. The previous explanations represent, at the same time, the complete description of functioning of generator. If TI/tc increases, the widths of + and -would decrease and tend to zero. For the stable PLL the content of UP-down counter 2 represents the measured TI and, at the same time, the output period TO, since TO = TI.
Every "" is measured instantaneously in both counter 1 and counter 2. Measuring "" counter 2 generates TOk+1. Counter 1 memorizes "" for the next calculation of period TOk+1. Pulses Pr1, Pr2 and R, shown in Fig. 3 , provide the functioning of PLL. As soon as the calculation of TO is finished, pulse Pr1 presets the content of counter 2 to PPG. Immediately after that, pulse Pr2 presets the content of counter 1 into counter 2. At last pulse R resets counter 1, preparing it for the next measurement of k.
V. SIMULATION AND APPLICATION OF PLL
The simulation of FLL functioning has two important aims. The first one is to discover additional properties of PLL and its possible efficient applications. The second one is to enable better insight into the physical procedure and meaning of the variables described, as well as to prove the mathematical analyses described. All discrete values in simulations are merged to form continuous curves. The simulation of the output period TO(k), and the time difference (k) for TI(k) = 10 time units (t.u.), according to (2) and (1) and for a = -0.2 and different "b", are shown in Fig. 5 . The initial conditions are TO0 = 8 t.u., 0 = 7 t.u. Note that time unit can be, sec, msec or any other, assuming the same time units for TI, TO and . The output periods TO(k) tend to TI(k) and (k) tends to  = TI/b. The simulation results prove the correctness of (9), (10) and all previous mathematical analyses. The simulation of TO(k) and error(k) = TI(k) -TO(k) for TI(k) = 10 t.u. + 7*sin[(2π/120)*k] t.u. is shown in Fig. 6 . It can be seen that, excepting the transient state of the locking procedure, the output TO tracks the input TI with very small error, regardless that sinusoidal signal changes intensively the value and sign of the mathematical coefficient direction. To illustrate the noise rejection performance of PLL, the transient and stable state of TO(k) is shown in Fig. 8 . The input period TI(k) is the step of 10 t.u., which is strongly corrupted by uniform distributed noise. The amplitude of noise is 10 t.u. peak to peak. Three outputs TO1, TO2 and TO3 are generated for the same input TI, the same a = 0.1 and for the different parameters "b", which are shown in Fig. 8 . It can be seen from Fig. 8 that PLL possesses power noise rejection ability. The lower "b" provides better noise rejection, but it makes the longer transient state of PLL.
VI. CONCLUSIONS
The description and illustrations of the realized PLL of the second order represent a new approach to the design of PLL in both theoretical and practical sense. In comparison with the existing PLL described in the literature, this PLL represents one fundamentally different approach to theory, construction, methods of description, processing of signals and way of analysis. It also represents a novelty in the way of measurement of error and in the way of functioning and realization of PLL components. For instance the error and the output of PLL, which are usually respectively phase and frequency, are changed by the time difference and the output period. The input frequency is changed by the input period. All the measurement of the phase, the amplitude and the frequency difference in the existing approaches of PLL are changed by the measurement of time. Note that the time measurement is more convenient, easier and more precise in the comparison with the measurement of the phase, the frequency or the amplitude.
The description and illustrations of PLL also showed that PLL is widely applicable. PLL possesses the power tracking ability if the parameters "a" and "b" are close to the values "a"  -1 and "b"  4. However if "a"  0 and "b"  0, PLL possesses the power noise rejection ability. At last, PLL is the fastest if "a" = 0 and "b" = 1. In this case PLL takes only two steps to reach the stable state.
It is obvious that, depending on the field of application, one should carefully choose the parameters of PLL, making the trade-off of them, to adapt PLL to the specific application. The analysis of PLL properties should be continued in order to expand the area of its application.
